VHDL

VHDL code for EDA Playground

• Implementation of AND gate using VHDL 👉   click here 
• Implementation of OR gate using VHDL  👉  click here 
• Implementation of NOT gate using VHDL  👉 click here 
• Implementation of NAND gate using VHDL  👉 click here 
• Implementation of NOR gate using VHDL  👉 click here 
• Implementation of XOR gate using VHDL  👉 click here 
• Implementation of XNOR gate using VHDL  👉 click here 
• Implementation of HALF ADDER gate using the Data Flow Model in VHDL. 👉 click here 
• Implementation of FULL ADDER gate using the Data Flow Model in VHDL.  👉  click here 
• Implementation of HALF ADDER gate using the Behavioral Model in VHDL. 👉 click here 
• Implementation of FULL ADDER gate using the Behavioral Model in VHDL.  👉 click here 
• Implement the FULL ADDER using Structural Model. 👉  click here 
• 
  
• Implementation of HALF SUBTRACTOR gate using the Data Flow Model in VHDL. 👉 click here 
• Implement the FULL SUBTRACTOR using Behavioral Model. 👉  click here 
• Implement the FULL SUBTRACTOR using Structural Model. 👉  click here 

• Implement the 4-bit RIPPLE CARRY ADDER VHDL code 👉  click here 
• Implement the Carry Look Ahead Adder VHDL Code👉  click here